
CHAPTER 6 CLOCK GENERATION FUNCTION
User’s Manual U15905EJ2V1UD
207
(2) Power save control register (PSC)
The power save control register (PSC) is a special register.
Data can be written to this register only in
combination of specific sequences (refer to 3.4.8 Special registers).
This register can be read or written in 8-bit or 1-bit units.
This register is cleared to 00H after reset.
0
PSC
0
STP
0
Normal mode
IDLE/software STOP mode
STP
0
1
Setting of IDLE/software STOP mode
After reset: 00H
R/W
Address: FFFFF1FEH
< >
(3) Power save mode register (PSMR)
This is an 8-bit register that controls the operation status and clock operation in the power save mode.
It can be read or written in 8-bit or 1-bit units.
This register is cleared to 00H after reset.
0
IDLE mode
Software STOP mode
PSM
0
1
Specifies operation in software standby mode
(valid when bit 1 (STP) of the PSC register is set to 1)
PSMR
0
PSM
After reset: 00H
R/W
Address: FFFFF820H
< >
Cautions 1. Be sure to clear bits 1 to 7 of the PSMR register to 0.
2. The PSM bit is valid only when the STP bit of the PSC register is set to 1.
(4) Oscillation stabilization time selection register (OSTS)
This is an 8-bit register that controls the operation status and clock in the power save mode.
Refer to 10.3 (1) Oscillation stabilization time selection register (OSTS).